


FIG. 1



PRIOR ART




FIG. 3




FIG. 4
PRIOR ART

$$|V_{reg}| > |V_{TP}| + |V_{TN}|$$




FIG. 5

$$|V_{reg}| \leq |V_{TP}| + |V_{TN}|$$




FIG. 6




FIG. 7





FIG. 8



t_{ONN} : n-CHANNEL TRANSISTOR ON

t_{ONP} : p-CHANNEL TRANSISTOR ON

t_{OFF} : BOTH OF n-CHANNEL AND p-CHANNEL TRANSISTORS OFF




FIG. 10





FIG. 11




[illegible]

FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24

FIG. 24 is a schematic diagram of a circuit 2 for generating a high voltage output. The circuit 2 includes a selection signal SEL1, a regulated voltage V_{reg}, a gate capacitor C_G, a drain capacitor C_D, a PMOS transistor T_{rp}, an NMOS transistor T_{rn}, a resistor R_f, a crystal X'tal, and an output OUT.




FIG. 25




FIG. 26A




FIG. 26B




FIG. 27A

SHORTAGE OF POWER SUPPLY
(SELECTION OF CONSTANT CURRENTS)




FIG. 27B

SHORTAGE OF POWER SUPPLY
(SELECTION OF CONSTANT CURRENTS)

